OREGON STATE UNIVERSITY

You are here

Biblio

Found 4 results
Filters: Author is Saxena, Saurabh  [Clear All Filters]
2012
Asl, S Z., S. Saxena, P K. Hanumolu, K. Mayaram, and T. S. Fiez, "A 12.5-bit 4 MHz 13.8 mW MASH Delta-Sigma Modulator With Multirated VCO-Based ADC", IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 59, issue 8, pp. 1604 - 1613, 08/2012.
Zanbaghi, R., S. Saxena, G. C. Temes, and T. S. Fiez, "A 75-dB SNDR, 5-MHz Bandwidth Stage-Shared 2-2 MASH ΔΣ Modulator Dissipating 16 mW Power", IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 59, issue 8, pp. 1614 - 1625, 08/2012.
2011
Zanbaghi, R., S. Saxena, G. C. Temes, and T. S. Fiez, "A 75dB SNDR, 10MHz conversion bandwidth stage-shared 2-2 MASH ΔΣ modulator dissipating 9mW", 2011 IEEE Custom Integrated Circuits Conference (CICC), San Jose, CA, IEEE, pp. 1 - 4, 10/2011.
Asl, S Z., S. Saxena, P K. Hanumolu, K. Mayaram, and T. S. Fiez, "A 77dB SNDR, 4MHz MASH ΔΣ modulator with a second-stage multi-rate VCO-based quantizer", 2011 IEEE Custom Integrated Circuits Conference (CICC), San Jose, CA, IEEE, pp. 1 - 4, 09/2011.