You are here

High-Frequency Limits of Wireless and Wireline Circuits in Silicon Processes

Monday, October 3, 2011 -
4:00pm to 4:50pm
KEC 1001

Speaker Information

Dr. James Buckwalter
Assistant Professor
Electrical and Computer Engineering
University of California, San Diego


<p>This talk will describe how advanced <span data-scayt_word="CMOS" data-scaytid="28">CMOS</span> processes are changing the landscape of wireless and optical communication technologies. Emerging millimeter-wave applications require antenna arrays with <span data-scayt_word="RF" data-scaytid="30">RF</span> front-ends that need additional functionality without sacrificing power efficiency. Our group has recently reported several novel circuit techniques including constructive wave amplifiers to realize bidirectional millimeter-wave front-ends and efficient power amplifiers in 45-nm Silicon-on-Insulator (<span data-scayt_word="SOI" data-scaytid="31">SOI</span>) <span data-scayt_word="CMOS" data-scaytid="29">CMOS</span>.</p><p>Additionally, high-speed (&gt;10 <span data-scayt_word="Gb" data-scaytid="32">Gb</span>/s) silicon <span data-scayt_word="photonic" data-scaytid="33">photonic</span> circuitry for chip-to-chip communication will be discussed.&nbsp; New optical <span data-scayt_word="wireline" data-scaytid="35">wireline</span> systems are proposed through the development of <span data-scayt_word="photonic" data-scaytid="34">photonic</span> devices compatible with standard silicon processes. Our research group is investigating channel coding for silicon <span data-scayt_word="microring" data-scaytid="36">microring</span> resonators in 130-nm <span data-scayt_word="SOI" data-scaytid="37">SOI</span> <span data-scayt_word="CMOS" data-scaytid="39">CMOS</span> and approaches to reduce power consumption of <span data-scayt_word="40-Gb" data-scaytid="41">40-Gb</span>/s circuitry in 45-nm <span data-scayt_word="SOI" data-scaytid="38">SOI</span> <span data-scayt_word="CMOS" data-scaytid="40">CMOS</span>.</p>

Speaker Bio

Prof. James Buckwalter supervises the high-speed integrated circuits laboratory at the University of California - San Diego. His research interests are RF and millimeter-wave chip design for wireless applications and opto-electronic interface circuitry. His research has been recognized with the DARPA Young Faculty Award in 2007 and NSF Career Award in 2011.