

Pre-Lab

1. Write out the Verilog for a 2:4 decoder.
(Hint: Look in the textbook for help.)

```
module decoder2_4(
```

```
endmodule
```