OREGON STATE UNIVERSITY

You are here

A continuous-time input pipeline ADC

TitleA continuous-time input pipeline ADC
Publication TypeConference Paper
Year of Publication2008
AuthorsGubbins, D., B. Lee, P K. Hanumolu, and U. Moon
Conference Name2008 IEEE Custom Integrated Circuits Conference - CICC 2008
Pagination169 - 172
Date Published09/2008
PublisherIEEE
Conference LocationSan Jose, CA
ISBN Number978-1-4244-2018-6
Abstract

A new pipeline ADC architecture that employs a continuous-time first stage followed by a conventional switched capacitor pipeline ADC is presented. Such an approach overcomes many of the challenges associated with a pure switched-capacitor architecture and leads to a low area, low power solution with excellent distortion performance. Measured results obtained from a proof of concept test chip fabricated in a 0.18 mum CMOS process validate the effectiveness of proposed techniques.

DOI10.1109/CICC.2008.4672050