You are here

Multiband Architecture for high-speed SerDes

TitleMultiband Architecture for high-speed SerDes
Publication TypeConference Paper
Year of Publication2011
AuthorsWeber, C., J. He, L C. Zhong, and H. Liu
Conference NameDesignCon 2011
Date Published01/2011
Conference LocationSanta Clara, CA

As the speed of serializer/deserializer (SerDes) increases (e.g., to 25 Gbps and above), the channel will cause more severe inter-symbol interference. Design of low-complexity transceivers for such high-speed SerDes faces many technical challenges. In this paper, we explore a multiband architecture for a 25 Gbps SerDes, where the channel in each sub-band is approximately frequency flat, eliminating need of an equalizer in the receiver. Since different bands experience different signal attenuations, the power level for each band can be adjusted accordingly to minimize the average transmission power. A multiband transceiver is designed, and analysis and simulation results for various choices of parameters (bands, modulations, etc.) are presented.


Best paper award