OREGON STATE UNIVERSITY

You are here

Two-step split-junction SAR ADC

TitleTwo-step split-junction SAR ADC
Publication TypeJournal Article
Year of Publication2010
AuthorsYu, W., J. Lin, and G. C. Temes
JournalElectronics Letters
Volume46
Issue3
Pagination211 - 212
Date Published02/2010
ISSN00135194
Abstract

A new architecture is proposed to reduce the power consumption and capacitor area in successive-approximation register analogue-to-digital converters (SAR ADCs). Two split-junction binary-weighted capacitor arrays are used in a coarse/fine quantisation scheme. This reduces both the power consumption and the capacitor area to a small fraction of that of the original split-junction SAR ADC.

DOI10.1049/el.2010.2392
Short TitleElectron. Lett.