High-Speed Low-Power Viterbi Decoder Design for TCM Decoders

TitleHigh-Speed Low-Power Viterbi Decoder Design for TCM Decoders
Publication TypeJournal Article
Year of Publication2012
AuthorsHe, J., H. Liu, Z. Wang, X. Huang, and K. Zhang
JournalIEEE Transactions on Very Large Scale Integration (VLSI) Systems
Volume20
Issue4
Pagination755 - 759
Date Published04/2012
ISSN1557-9999
KeywordsTCM, trellis coded modulation, viterbi decoder, VLSI
Abstract

High-speed, low-power design of Viterbi decoders for trellis coded modulation (TCM) systems is presented in this paper. It is well known that the Viterbi decoder (VD) is the dominant module determining the overall power consumption of TCM decoders. We propose a pre-computation architecture incorporated with T-algorithm for VD, which can effectively reduce the power consumption without degrading the decoding speed much. A general solution to derive the optimal pre-computation steps is also given in the paper. Implementation result of a VD for a rate-3/4 convolutional code used in a TCM system shows that compared with the full trellis VD, the precomputation architecture reduces the power consumption by as much as 70% without performance loss, while the degradation in clock speed is negligible.

DOI10.1109/TVLSI.2011.2111392
Short TitleIEEE Trans. VLSI Syst.