OREGON STATE UNIVERSITY

You are here

Rail-to-Rail Input Pipelined ADC Incorporating Multistage Signal Mapping

TitleRail-to-Rail Input Pipelined ADC Incorporating Multistage Signal Mapping
Publication TypeJournal Article
Year of Publication2012
AuthorsSasidhar, N., D. Gubbins, P K. Hanumolu, and U. Moon
JournalIEEE Transactions on Circuits and Systems II: Express Briefs
Volume59
Issue9
Pagination558 - 562
Date Published09/2012
ISSN1558-3791
Abstract

In this brief, a design technique for high-speed pipelined analog-to-digital converters (ADCs) that enables processing rail-to-rail input swing without the use of dual set of reference voltages is proposed. The scheme not only operates on a single set of power supplies but also helps in power reduction in the ADC using a new multistage signal mapping technique aided by asynchronous sub-ADC quantization. To further reduce both power and area, an asynchronous successive approximation register ADC backend is used. To demonstrate the efficacy of the proposed techniques, a 1.2-V 10-bit 125-MS/s ADC is designed in a 90-nm CMOS process, and simulation results are presented.

DOI10.1109/TCSII.2012.2208668
Short TitleIEEE Trans. Circuits Syst. II