OREGON STATE UNIVERSITY

You are here

A 61.5dB SNDR pipelined ADC using simple highly-scalable ring amplifiers

TitleA 61.5dB SNDR pipelined ADC using simple highly-scalable ring amplifiers
Publication TypeConference Paper
Year of Publication2012
AuthorsHershberg, B., S. Weaver, K. Sobue, S. Takeuchi, K. Hamashita, and U. Moon
Conference Name2012 Symposium on VLSI Circuits (VLSIC)
Pagination32 - 33
Date Published06/2012
PublisherIEEE
Conference LocationHonolulu, HI
ISBN Number978-1-4673-0845-8
Abstract

A ring amplifier based pipelined ADC is presented that uses simple cells constructed from small inverters and capacitors to perform amplification. The basic ring amplifier structure is characterized and demonstrated to be highly scalable, power efficient, and compression-immune (inherent rail-to-rail output swing). The prototype 10.5-bit ADC, fabricated in 0.18μm CMOS technology, achieves 61.5dB SNDR at a 30MHz sampling rate and consumes 2.6mW, resulting in a FoM of 90fJ/conversion-step.

DOI10.1109/VLSIC.2012.6243775