|
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
From 1998 to 1999, he was a Design Engineer at Cypress Semiconductors, Bangalore, India, working on phase-locked loops for LVDS interfaces. During the summers of 2002 and 2003, he was with Intel Circuits Research Labs, Hillsboro, OR, where he investigated clocking and equalization schemes for input/output (I/O) interfaces. He is currently an Assistant Professor in the School of EECS at Oregon State University, Corvallis. His current research interests include equalization, clocking circuits for high-speed I/O interfaces, data converters, digital techniques to compensate for analog circuit imperfections, power management circuits, and built-in self-test (BIST) of analog circuits.
|
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
School of Electrical Engineering and Computer Science, 1148 Kelley Engineering Center |