

# A 0.9 V 92 dB Double-Sampled Switched-RC Delta-Sigma Audio ADC

Min Gyu Kim, *Member, IEEE*, Gil-Cho Ahn, *Member, IEEE*, Pavan Kumar Hanumolu, *Member, IEEE*, Sang-Hyeon Lee, *Student Member, IEEE*, Sang-Ho Kim, Seung-Bin You, Jae-Whui Kim, Gabor C. Temes, *Life Fellow, IEEE*, and Un-Ku Moon, *Senior Member, IEEE*

**Abstract**—A 0.9 V third-order double-sampled delta-sigma audio ADC is presented. A new method using a combination of a switched-RC technique and a floating switched-capacitor double-sampling configuration enabled low-voltage operation without clock boosting or bootstrapping. A three-level quantizer with simple dynamic element matching was used to improve linearity. The prototype IC implemented in a 0.13  $\mu\text{m}$  CMOS process achieves 92 dB DR, 91 dB SNR and 89 dB SNDR in a 24 kHz audio signal bandwidth, while consuming 1.5 mW from a 0.9 V supply. The prototype operates from 0.65 V to 1.5 V supply with minimal performance degradation.

**Index Terms**—Audio ADC, delta-sigma ADC, double sampling, low voltage, switched-RC.

## I. INTRODUCTION

THE demand for portable multimedia systems and the continued down-scaling of device dimensions resulted in rapid improvement in the performance of integrated systems. In order to reduce power consumption and the electric fields that accompany device scaling, it is necessary for circuits to operate from reduced supply voltages. Integrating both analog and digital circuits in the same process and operating with the same power supply level provides important advantages such as low cost, high performance, reduced electromagnetic interference, and portability. However, reduced supply voltage severely limits the achievable dynamic range of analog circuits. High dynamic range and low power are increasingly demanded in multimedia and communication applications. Thus, the design of analog circuits naturally comes with the challenge to maintain the desired levels of performance as the supply is lowered. A reduced supply voltage generally results in significant power savings in digital circuits. However, the power consumed in analog circuits is likely to increase because the reduced supply voltage limits

Manuscript received July 17, 2007; revised December 13, 2007. This work was supported by Samsung Electronics, and in part by the National Science Foundation under NSF CAREER CCR-0133530.

M. G. Kim was with the School of Electrical Engineering and Computer Science, Oregon State University, Corvallis, OR 97331 USA. He is now with Broadcom Corporation, Irvine, CA 92619 USA (e-mail: mgkim@broadcom.com).

G.-C. Ahn was with the School of Electrical Engineering and Computer Science, Oregon State University, Corvallis, OR 97331 USA. He is now with the Department of Electronic Engineering, Sogang University, Seoul 121-742, Korea.

P. K. Hanumolu, S.-H. Lee, G. C. Temes, and U. Moon are with the School of Electrical Engineering and Computer Science, Oregon State University, Corvallis, OR 97331 USA.

S.-H. Kim, S.-B. You, and J.-W. Kim are with Samsung Electronics, Yongin 449-711, Korea.

Digital Object Identifier 10.1109/JSSC.2008.920329




Fig. 1. Double-sampling switched-capacitor integrator circuit.

the analog signal and mandates lower noise. For this reason, designing high-performance analog-to-digital converters (ADCs) that operate with a low voltage supply and low power consumption is a challenging task.

Previously proposed techniques for low-voltage circuit design [1]–[7] enabled ADCs to operate with low-voltage power supplies. However, these techniques have rarely resulted in low power consumption which is required for portable applications. Double-sampling scheme (DSS) is one possible solution for reducing power consumption. However, it requires complex bootstrapping schemes in low-voltage systems because previously proposed non-bootstrapping design techniques such as switch-opamp and opamp-reset-switching techniques [4]–[6] are applicable only to single-sampling scheme (SSS). This paper presents a high-performance audio ADC with a low-voltage DSS [8]. A fully-differential switched-RC (SRC) technique is employed in order to avoid clock bootstrapping and to overcome the issues associated with the pseudo-differential implementation in [7].

The paper is organized as follows. Conventional DSS in delta-sigma ADCs and floating switched-capacitor configuration are described in Section II. Section III presents the proposed low-voltage double-sampling technique. Section IV discusses the proposed delta-sigma ADC architecture. Section V describes the circuit implementation, followed by the description of measurement results in Section VI. Finally, conclusions are drawn in Section VII.

## II. DOUBLE SAMPLING TECHNIQUE

Double sampling techniques [9], [10], [12]–[14] can achieve twice the sampling frequency in switched-capacitor circuits without extra requirements for opamp settling time. Alternatively, the techniques allow a halving the clock frequency thereby reducing power consumption. Consequently,




Fig. 2. Path gain mismatch effect in a double-sampled first-order delta-sigma ADC. (a) Block diagram of an input signal path. (b) Gain mismatch effect on the input signal path. (c) Gain mismatch effect on the feedback path.

double-sampling techniques can be very useful for low-power switched-capacitor circuit designs. A switched-capacitor integrator (SCI) that uses double sampling is shown in Fig. 1. During phase  $\phi_1$ , CS1 samples the input and CS2 transfers the charge that was sampled previously to  $C_F$ . During  $\phi_2$ , CS1 transfers its charge to  $C_F$ , and CS2 samples the input. Thus, the output is updated during both phases. The operation speed is twice as fast as the conventional single sampling integrator. However, this technique has a serious disadvantage caused by the path gain mismatch.

#### A. Path Gain Mismatch

If CS1 is not exactly equal to CS2, the change in the sampling capacitance from one phase to the next phase modulates the amount of the stored charge. The input-output relationship of the integrator with an ideal opamp can be written as

$$V_{OUT}(n) = V_{OUT}(n-1) + \frac{\overline{CS}}{C_F} V_{IN}(n-1) + \frac{(-1)^n \Delta CS}{2CS} V_{IN}(n-1). \quad (1)$$

where  $\overline{CS} = (CS1 + CS2)/2$ ,  $\Delta CS = CS1 - CS2$ , and time  $n = 0$  occurs when  $\phi_2$  is high. The last term in (1) contains the product of the input and  $(-1)^n$ , which is a modulation of the input by a sampled cosine at frequency  $f_S/2$ . If  $CS1 = CS2$ , this term is zero, and the circuit acts like an ideal discrete-time integrator. However, if  $CS1 \neq CS2$ , the integrator output is the sum of the input  $V_{IN}(n)$  and a modulated version of the input.




Fig. 3. Floating differential SCI.

The path gain mismatch effect is shown in Fig. 2. If the input is a low frequency signal which is band-limited by an anti-aliasing filter, the mismatch between CS1 and CS2 causes  $V_{IN}$  to be modulated to a frequency band near the half clock frequency,  $f_S/2$ . This effect from the input path gain mismatch is of little consequence, because the noise (modulated signal) in this high frequency band is greatly attenuated by the digital low-pass filter. However, the feedback DAC output has a large high-frequency quantization noise power as shown in Fig. 2(c). This is mixed down to the baseband due to the mismatch, which




Fig. 4. (a) A single-sampling switched-RC SCI circuit. (b)  $\phi_1$ . (c)  $\phi_2$ .

increases the in-band noise power, hence decreasing the SNR drastically.

### B. Floating Switched Capacitor Configuration

A modified configuration, named here the *floating switched capacitor* [14] was proposed to solve the path gain mismatch problem. As shown in Fig. 3, the SCI updates the input charge in both phases of the clock. Obviously, the effective sampling rate is twice the clock frequency. The transfer function of the fully floating SCI is given by

$$\frac{V_{OUT}(z)}{V_{IN}(z)} = \left( \frac{C_S}{C_F} \right) \frac{1 + z^{-1}}{1 - z^{-1}}. \quad (2)$$

As shown in (2), the mismatch  $\Delta C_S$  does not appear, implying that the mismatch does not affect the signal processed by the integrators. On the other hand, the transfer function differs from that of a conventional SCI. The additional factor  $1 + z^{-1}$  is included now in the transfer function. The zero at  $F_S/2$  reduces the high frequency quantization noise and further alleviates noise folding.

### III. LOW-VOLTAGE DOUBLE SAMPLING TECHNIQUE

The double-sampling technique can be applied to many of the low-voltage design techniques. Clock boosting or bootstrapping [2], [3] can make the double-sampling technique applicable

for low-voltage designs. However, they suffer from extra circuit complexity associated with bootstrapped clock driver. Switched Opamp [4] and Opamp Reset Switching [5], [6] techniques are not compatible with double-sampling technique, because the active component (opamp) has to work during both phases. On the other hand the switched-RC technique [7] can provide many advantages if it is used in a low-voltage double-sampling design. First, the switched-RC branch provides highly linear sampling because the passive element R is very linear and constant over all input voltage unlike the conventional floating switch. Second, the double-sampling technique can be applied without the need for clock boosting or bootstrapping. Finally, the double-sampling switched-RC circuit overcomes the drawbacks inherent in the original form of the switched-RC technique. In summary, the advantages of double-sampling switched-RC technique are as follows.

- The double-sampling switched-RC technique provides a constant input impedance, that of the SCI, because the previous stage output load condition is kept the same during both phases.
- The opamp DC gain and the feedback factor in an integrator circuit are the same during both phases, because the opamp output load condition and closed loop conditions are the same.




Fig. 5. (a) A double-sampling switched-RC SCI circuit. (b)  $\phi_1$ . (c)  $\phi_2$ .

- The double-sampling switched-RC circuit is less sensitive to gain error effect than the single sampling scheme.

In order to illustrate this, consider the single-sampled switched-RC integrator shown in Fig. 4. The output voltage of this integrator can be written as

$$V_{OUT}(z) \cdot z^{-\frac{1}{2}} = V_{OUT}(z) + \frac{C_S}{C_I} \cdot V_{IN}(z) \cdot (1 - \alpha) + \frac{C_S}{C_I} \cdot \alpha \cdot V_{IN}(z) \cdot (1 - z^{-\frac{1}{2}}) \quad (3)$$

where the gain error factor is

$$\alpha = \frac{R_{ON}}{R_S + R_{ON}} \quad (4)$$

and  $R_{ON}$  is the on-resistance of the MS switch.

The output voltage of the integrator in (3) has two non-ideal terms. The gain reduction factor  $\alpha$  in the second term does not affect the overall linearity of the delta-sigma loop if  $R_{ON}$  is very small and linear. Second, the first-order shaped input in the third term is added to the input. The third term in (3) can be expressed as follows:

$$\begin{aligned} V_{IN(N)}(z) \cdot (1 - z^{-\frac{1}{2}}) &= V_{OUT(N-1)}(z) \cdot (1 - z^{-\frac{1}{2}}) \\ &= \left( \frac{A_2}{A_2 + 1} - \frac{A_1}{A_1 + 1} \right) \cdot V_{CI} \\ &\cong \frac{1}{A_1} \cdot V_{OUT(N-1)}(z) \quad (5) \end{aligned}$$

where  $V_{IN(N)}$  and  $V_{OUT(N)}$  are the input and output signals of the  $N$ th stage integrator,  $A_1$  and  $A_2$  are the amplifier DC gains in the two clock phases  $\phi_1$  and  $\phi_2$ , and  $V_{CI}$  is the voltage across the feedback capacitor  $C_I$  of  $N - 1$ th stage integrator.




Fig. 6. Proposed fully differential low-voltage double-sampling integrator.




Fig. 7. Third-order DS delta-sigma ADC topology.

Operational amplifiers are widely used for SCI implementation. The amplifier DC gains  $A_1$  and  $A_2$  of single-sampling SCIs are not the same in the two clock phases. In the circuit of Fig. 4, the resistor  $R_S$  in switched-RC sampling network is an additional load during  $\phi_1$ , and this will result in a much lower DC gain  $A_1$  than  $A_2$ . The difference between  $A_1$  and  $A_2$  is significant if the output resistance of typical operational amplifier is in the range from 50 k $\Omega$  to 100 k $\Omega$ , and the resistance value in switched-RC branch for audio speed operation is in the range from 5 k $\Omega$  to 10 k $\Omega$ . Even if a delta-sigma ADC has sufficiently high oversampling ratio (OSR), the third term is not properly cancelled for the reason explained above. The integrators are driven by the previous stages which have also different amplifier DC gains during the two clock phases. That will add the input referred DC offset and a nonlinear factor, because the am-

plifier gain  $A_1$  in  $\phi_1$  is a function of amplifier output voltage level. However, the additional first-order-shaped term in the proposed DSS, as shown in Fig. 5, can be cancelled with sufficiently high OSR because the gains  $A_1$  and  $A_2$  will be almost same. The gain mismatch between the two clock phases in a DSS is only affected by the resistor mismatch, which can be made small. According to SPICE simulation results of SCIs in this design, the THD of integrator output in SSS SCI and DSS SCI were  $-81.9$  dB and  $-107.0$  dB. The linearity of DSS is much better preserved despite the resistive loading imposed by the switched-RC method because a fixed load is maintained over both phases (unlike SSS switched-RC).

The fully differential SCI circuit with the proposed low-voltage double-sampling technique is shown in Fig. 6. A split switched-RC input branch [7] is used to keep the




Fig. 8. Proposed low-voltage DS integrator.

common mode level of the integrator constant. During the integrating phase, half of the sampling capacitor is connected to  $V_{DD}$ , while the other half is connected to  $V_{SS}$ . This results in a constant common-mode level of half  $V_{DD}$  for the integrator during both phases, avoiding any need for additional level-shifting circuits.

#### IV. PROPOSED ARCHITECTURE

##### A. Topology Selection

The proposed low-voltage double-sampling technique combined with switched-RC supports highly linear sampling without floating switch problems. A high-performance low-voltage double sampled audio  $\Delta\Sigma$  ADC was designed with the proposed technique. The theoretical signal-to-noise ratio (SQNR) is given by

$$SQNR_{MAX} = 6.02N + 1.76 + (20L + 10)\log_{10}OSR - 10\log_{10}\frac{\pi^{2L}}{2L+1} \quad (6)$$

where  $L$  is the order of a delta-sigma modulator, and  $N$  is the number of quantizer bit resolution. The maximum SQNR equation is based on many assumptions including no quantization noise overload, white noise over all input range of quantizer, no DAC mismatches, ideally shaped noise transfer function, infinite amplifier gain, etc. By contrast, the practical simulation results include all possible non-idealities. Thus, the actual




Fig. 9. Noise distribution of the delta-sigma ADC.

SQNR ends up being much lower than the theoretical maximum SQNR. Single-loop delta-sigma topology offers several advantages for low-power, low-voltage operation, such as circuit simplicity and insensitivity to non-ideal circuits. However, this topology requires a higher order for a given oversampling ratio (OSR) to achieve high SQNR. System-level simulations indicate that a third-order 1.5-bit (three-level) single-loop topology with double sampling offers one of the best tradeoffs between the required clock frequency, amplifier bandwidth, and signal-to-noise ratio (SNR) for the target audio ADC. The block diagram of the single-loop third-order delta-sigma ADC with a 1.5-bit quantizer is shown in Fig. 7. The loop coefficients are determined from behavioral simulations and are set to [0.2, 0.3, 0.4]. The modulator with these coefficients is very tolerant to coefficient mismatches caused by capacitance mismatches and the inherent gain error of the switched-RC technique.




Fig. 10. Low-power DEM for three-level DAC.




Fig. 11. Opamp with the proposed low-voltage CMFB.

One major disadvantage of the conventional double sampling is noise folding due to path gain mismatch. The path gain mismatch in the forward signal path does not degrade performance significantly. However, in the feedback path, it degrades the SNR due to noise folding into the signal band. The integrator circuit used in this design is shown in Fig. 8. Double sampling switched-RC branches are employed in the forward signal path, while fully-floating switched-capacitor branches that are insensitive to gain mismatch are utilized in both the first and second feedback paths [14]. The delta-sigma ADC full scale input range is 1.1 V<sub>pp</sub> differential for 0.825 V or higher supply voltage level. The differential reference voltages are up-scaled to 1.65 V<sub>pp</sub> ( $V_{REFP} = V_{DD}/2 + 0.4125 V$ ,  $V_{REFN} = V_{DD}/2 - 0.4125 V$ ) by a factor of 1.5. For 0.825 V and lower supply voltage, the reference voltages,  $V_{REFP}$  and  $V_{REFN}$  are same as the supply voltage and ground. The up-scaled reference voltage results in reduced size of feedback DAC path capacitors. This results in two advantages: reduced input referred noise from the feedback DAC side and better floating switch operations. Conventional double sampling is used in the third integrator feedback path,

because the use of conventional DSS eliminates the stability issues caused by the additional pole introduced by the fully-floating switched-capacitor configuration. Even though the required SNR is 90 dB, the simulated peak SQNR is 110 dB for this topology. It is necessary to minimize the quantization noise contribution in order to leave some margin for other less predictable noise sources such as flicker,  $kT/C$ , and amplifier thermal noises.

B. Noise Budgeting

Many performance metrics of data converters such as SNR, SNDR, and dynamic range (DR) are related to power. Once the maximum signal power was estimated in system level simulation by deciding the reference voltage level, the allowed total noise power can be calculated based on the desired DR. The total noise power can be expressed as

$$P_{Ntotal} = P_{NQ} + P_{NAMP} + P_{NkT/C} \tag{7}$$








Fig. 14. (a) SNR versus input level. (b) SNDR versus input level for a 0.9 V supply voltage.




Fig. 15. Output spectra and SNR/SNDR versus input level plots (a) with DEM and (b) without DEM.

Fig. 9. The power consumption of the first integrator amplifier is 0.9 mW which is 60% of total power consumption.

*C. Simple Dynamic Element Matching Scheme for Three-Level Quantizer*

According to (6), using a three-level (1.5-bit) quantizer and a three-level DAC can easily improve SQNR by 3 dB, and more importantly improves the stability of the loop. However, once

the number of the DAC levels is more than two, the DAC is no longer intrinsically linear. The nonlinear three-level DAC causes even harmonics of the DSM output in the frequency domain, unless dynamic element matching (DEM) is used, which implies extra hardware cost. However, the three-level DAC allows the use of a simple DEM scheme suitable for low-voltage operation. In this scheme, the two 1-bit DAC elements are interchanged whenever the delta-sigma ADC output




Fig. 16. SNR, SNDR, and DR versus  $V_{DD}$  plot.

equals the middle code as depicted in Fig. 10. The behavioral simulation result indicates that the proposed DEM achieves almost the same performance as that of a perfectly linear DAC.

## V. CIRCUIT IMPLEMENTATION

### A. Low-Voltage Fully-Differential Opamp

Pseudo-differential opamps are frequently used in low-voltage applications to overcome the difficulty with realizing the low-voltage common-mode feedback (CMFB) required for a fully-differential structure. However, the pseudo-differential configuration suffers from several drawbacks, including increased noise, higher power consumption, larger area, and reduced PSRR/CMRR. In order to avoid these issues, a fully-differential amplifier with a low-voltage CMFB was employed. The amplifier consists of a folded-cascode first stage for low input common-mode voltage, and a common-source second stage for wide output swing. As shown in Fig. 11, an additional current source is used to shift the output common-mode level from  $V_{CM} = V_{DD}/2$  to within the input common-mode range of the folded-cascode single-stage CMFB amp which is similar in [11].

### B. Low-Voltage Comparator Design

Fig. 12 illustrates the circuit diagram of the low-voltage double-sampled comparator used in the 1.5-bit quantizer. It consists of a split switched-RC input sampling network, a preamplifier A1 and a level-shifting amplifier A2 along with the two comparator latches L1 and L2. The decision levels are set by appropriately scaling capacitors C1 and C2, and the offset is cancelled at the output of the preamplifier A1. The input common-mode level of A2 can be set as low as ground potential. This comparator can be used to realize a low-voltage multi-level quantizer without needing floating switches. Unlike the existing low-voltage comparator design in [7], the proposed comparator can save passive components, make the circuit simpler and less noisy by removing the summing node and the additional branch for reference voltage level injection.

TABLE I  
MEASURED PERFORMANCE SUMMARY OF THE AUDIO DELTA-SIGMA ADC

Power supply voltage	0.65 V	0.9 V
Power consumption	1.1 mW	1.5 mW
Input range	0.87 $V_{PP}$ (diff.)	1.1 $V_{PP}$ (diff.)
Peak SNR	83 dB	91 dB
Peak SNDR	79 dB	89 dB
Dynamic range	87 dB	92 dB
Signal bandwidth	24 kHz	
Sampling frequency	6.144 MHz	
Clock frequency	3.072 MHz	
Oversampling ratio	128	
Active die area	1.6 X 0.9 mm <sup>2</sup>	
Technology	0.13 $\mu$ m CMOS	




Fig. 17. Chip photograph of the delta-sigma audio ADC.

TABLE II  
PERFORMANCE COMPARISON

	$V_{DD}$ [V]	DR [dB]	BW [kHz]	Power [ $\mu$ W]	CMOS [ $\mu$ m]	FOM [dB]
Keskin [5]	1	80	20	5600	0.35	116.3
Ahn [7]	0.6	82	24	1000	0.35	125.8
Pun [15]	0.5	74	25	300	0.18	123.2
Peluso[16]	0.9	77	16	40	0.5	133.0
Yao[17]	1	88	20	130	0.18	139.9
<b>This work</b>	<b>0.9</b>	<b>92</b>	<b>24</b>	<b>1500</b>	<b>0.13</b>	<b>137.0</b>

## VI. MEASUREMENT RESULTS

The ADC was fabricated in a 0.13  $\mu$ m CMOS technology. The measured output spectrum with a  $-6$  dBFS 1 kHz sinusoidal input signal and a 0.9 V supply voltage is shown in Fig. 13. The measured SNR and SNDR versus input signal level characteristics are shown in Fig. 14. Fig. 15 verifies that the proposed DEM results in improved output linearity. The ADC can operate with supply voltages in the range of 0.65 V to 1.5 V with minimal performance degradation, as depicted in Fig. 16. The measured performance summary is presented in Table I. This prototype achieves 91 dB SNR, 89 dB SNDR, and 92 dB dynamic range with a 0.9 V supply voltage. With a 0.65 V supply, 83 dB SNR, 79 dB SNDR, and 87 dB dynamic range were measured. The chip micrograph is shown in Fig. 17. The active die area is  $1.6 \times 0.9$  mm<sup>2</sup>. Table II compares the proposed delta-sigma ADC with previously reported sub-1-V

delta-sigma ADCs [5], [7], [15]–[17]. The figure of merit (FOM) in the table is defined as

$$\text{FOM} = \text{DR}_{\text{dB}} + 10 \log_{10} \frac{\text{BW}}{P} \quad (9)$$


where DR, P, and BW are dynamic range, power, and bandwidth, respectively. Compared to other sub-1-V audio ADCs, the proposed ADC achieves the highest DR while maintaining good FOM.

## VII. CONCLUSION

A low-voltage  $\Delta\Sigma$  ADC using double-sampling switched-RC branches was realized. The low-voltage double-sampling technique doubles the OSR as compared to conventional design, without extra power consumption and without increasing the clock frequency. Thus, this technique allows power reduction for achieving a given performance. A prototype 0.9 V 92 dB delta-sigma audio ADC was implemented in a 0.13  $\mu\text{m}$  CMOS process to prove the validity of the proposed technique. The measured results verify the effectiveness of the proposed technique to achieve low-voltage, low-power, and high-accuracy performance. The prototype IC includes opamps with a low-voltage CMFB circuits, a novel low-voltage quantizer circuit, and a low-power DEM for three-level quantizer.

## REFERENCES

- [1] T. Adachi, A. B. A. Ishinawa, and K. Takasuka, "A 1.4 V switched capacitor filter," in *Proc. IEEE Custom Integrated Circuits Conf.*, 1990, pp. 821–824.
- [2] Y. Nakagome, H. Tanaka, K. Takeuchi, E. Kume, Y. Watanabe, T. Kaga, Y. Kawamoto, F. Murai, R. Izawa, D. Hisamoto, T. Kisu, T. Nishida, E. Takeda, and K. Itoh, "An experimental 1.5-V 64-Mb DRAM," *IEEE J. Solid-State Circuits*, vol. 26, no. 4, pp. 465–472, Apr. 1991.
- [3] A. Abo and P. Gray, "A 1.5-V 10-bit 14.3 MS/s CMOS pipeline ADC," *IEEE J. Solid-State Circuits*, vol. 34, no. 5, pp. 599–606, May 1999.
- [4] J. Crols and M. Steyaert, "Switched-opamp: An approach to realize full CMOS switched-capacitor circuits at very low power supply voltages," *IEEE J. Solid-State Circuits*, vol. 29, no. 8, pp. 936–942, Aug. 1994.
- [5] M. Keskin, U. Moon, and G. C. Temes, "A 1-V 10-MHz clock-rate 13-bit CMOS  $\Delta\Sigma$  modulator using unity-gain-reset op amps," *IEEE J. Solid-State Circuits*, vol. 37, no. 7, pp. 817–824, Jul. 2002.
- [6] D. Chang and U. Moon, "A 1.4-V 10-bit 25-MS/s pipelined ADC using opamp-reset switching technique," *IEEE J. Solid-State Circuits*, vol. 37, no. 8, pp. 1401–1404, Aug. 2003.
- [7] G. Ahn, D. Chang, M. Brown, N. Ozaki, H. Youra, K. Yamamura, K. Hamashita, K. Takasuka, G. C. Temes, and U. Moon, "A 0.6-V 82-dB delta-sigma audio ADC using switched-RC integrators," *IEEE J. Solid-State Circuits*, vol. 40, no. 12, pp. 2398–2407, Dec. 2005.
- [8] M. Kim, G. Ahn, P. Hanumolu, S. Lee, S. Kim, S. You, J. Kim, G. Temes, and U. Moon, "A 0.9 V 92 dB double-sampled switched-RC delta sigma audio ADC," in *IEEE Symp. VLSI Circuits Dig. Tech. Papers*, 2006, pp. 200–201.
- [9] P. Hurst and W. McIntyre, "Double sampling in switched-capacitor delta-sigma A/D converters," in *Proc. IEEE Int. Symp. Circuits and Systems*, 1990, pp. 902–905.
- [10] J. Rijns and H. Wallinga, "Spectral analysis of double-sampling switched-capacitor filters," *IEEE Trans. Circuits Syst.*, vol. 38, no. 11, pp. 1269–1279, Nov. 1991.
- [11] S. Kartikeyan, S. Mortezaipoor, A. Tammineedi, and E. Lee, "Low-voltage analog circuit design based on biased inverting opamp configuration," *IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process.*, vol. 47, no. 3, pp. 176–184, Mar. 2000.
- [12] P. Hurst and K. Dyer, "An improved double sampling scheme for switched-capacitor delta-sigma modulators," in *Proc. IEEE Int. Symp. Circuits and Systems*, May 1992, pp. 902–905.
- [13] T. Burmas, K. Dyer, P. Hurst, and S. Lewis, "A second-order double-sampled delta-sigma modulator using additive-error switching," *IEEE J. Solid-State Circuits*, vol. 31, no. 3, pp. 284–293, Mar. 1996.
- [14] D. Senderowicz, G. Nicollini, S. Pernici, A. Nagari, P. Confalonieri, and C. Dallavalle, "Low-voltage double-sampled sigma delta converters," *IEEE J. Solid-State Circuits*, vol. 32, no. 1, pp. 41–50, Jan. 1997.
- [15] K.-P. Pun, S. Chatterjee, and P. Kinget, "A 0.5-V 74-dB SNDR 25-kHz continuous-time delta-sigma modulator with a return-to-open DAC," *IEEE J. Solid-State Circuits*, vol. 42, no. 3, pp. 496–507, Mar. 2007.
- [16] V. Peluso, P. Vancorenland, A. Marques, M. Steyart, and W. Sansen, "A 900-mV low-power  $\Delta\Sigma$  A/D converter with 77-dB dynamic range," *IEEE J. Solid-State Circuits*, vol. 33, no. 12, pp. 1887–1897, Dec. 1998.
- [17] L. Yao, S. Steyart, and W. Sansen, "A 1-V 140- $\mu\text{W}$  88-dB audio sigma-delta modulator in 90-nm CMOS," *IEEE J. Solid-State Circuits*, vol. 39, no. 11, pp. 1089–1818, Nov. 2004.



**Min Gyu Kim** (S'94–M'08) received the B.S. and M.S. degree in electronic engineering from Sogang University, Seoul, Korea, and the Ph.D. degree in electrical engineering from Oregon State University, Corvallis, in 1994, 1996, and 2006, respectively.

From 1996 to 2001, he was with LG Semiconductor Inc., Seoul, Korea, where he was engaged in the design of a digital camera AFE and LCD driver ICs. From 2001 to 2002, he was with Berkana Wireless Inc., Seoul, Korea, where he was engaged in the design of a VDSL AFE. From 2002 to 2003, he was with LG Electronics Inc., Seoul, Korea, where he was engaged in the design of mixed-signal circuits for digital TV applications. Since October 2006, he has been with Broadcom Corporation, Irvine, CA. His research has been focused on oversampled ADCs, Nyquist ADCs, and AFEs for audio, video, and communication applications.

Dr. Kim has received several awards including the Analog Devices Outstanding Student Designer Award in 2005.



**Gil-Cho Ahn** (S'94–M'07) received the B.S. and M.S. degrees in electronic engineering from Sogang University, Seoul, Korea, in 1994 and 1996, respectively, and the Ph.D. degree in electrical engineering from Oregon State University, Corvallis, in 2005.

From 1996 to 2001, he was a Design Engineer at Samsung Electronics, Kiheung, Korea, working on mixed analog–digital integrated circuits. From 2005 to 2007, he was with Broadcom Corporation, Irvine, CA, working on AFE for digital TV. Currently, he is an Assistant Professor in the Department of Electronic Engineering, Sogang University. His research interests include high-speed, high-resolution data converters and low-voltage, low-power mixed-signal circuits design.

Dr. Ahn received the Analog Devices Outstanding Student Designer Award in 2003.




**Pavan Kumar Hanumolu** (S'99–M'07) received the B.E. (Hons.) degree in electrical and electronics engineering and the M.Sc. (Hons.) degree in mathematics from the Birla Institute of Technology and Science, Pilani, India, in 1998, the M.S. degree in electrical and computer engineering from the Worcester Polytechnic Institute, Worcester, MA, in 2001, and the Ph.D. degree in electrical engineering from Oregon State University, Corvallis, in 2006.

From 1998 to 1999, he was a Design Engineer at Cypress Semiconductors, Bangalore, India, working on phase-locked loops for low-voltage differential signaling (LVDS) interfaces. During the summers of 2002 and 2003, he was with Intel Circuits Research Labs, Hillsboro, OR, where he investigated clocking and equalization schemes for input/output (I/O) interfaces. Currently, he is an Assistant Professor in the school of Electrical Engineering and Computer Science, Oregon State University. His research interests include equalization, clock and data recovery for high-speed I/O interfaces, digital techniques to compensate for analog circuit imperfections,

data converters, power-management circuits, and low-voltage mixed-signal circuit design.

Dr. Hanumolu received the Analog Devices Outstanding Student Designer Award in 2002, the Intel Ph.D. Fellowship in 2004, and was a co-recipient of the Custom Integrated Circuits Conference (CICC) 2006 Best Student Paper Award. He currently serves as an Associate Editor of the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS.



**Sang-Hyeon Lee** (S'08) received the B.S. and M.S. degrees in electronic engineering from Sogang University, Seoul, Korea, in 1995 and 1997, respectively. He is currently working toward the Ph.D. degree in electrical engineering at Oregon State University, Corvallis.

From 1997 to 2007, he was a Design Engineer with Samsung Electronics, Kiheung, Korea, working on analog and mixed-signal integrated circuits. His current research interests include high-speed, high-resolution data converters and low-voltage, low-power

mixed-signal circuits design.



**Sang-Ho Kim** received the B.S. and M.S. degrees in electrical engineering and computer science from Kookmin University, Seoul, Korea, in 2001 and 2003, respectively.

In 2003, he joined the Mixed-Signal Core Development Team of Samsung Electronics Co., Ltd., Yongin, Korea. Since then, he has been engaged in research and development of analog and mixed-signal integrated circuits for audio and mobile applications. From 2004 to 2005, he was a visiting scholar at Oregon State University, Corvallis. His

research interests include high-resolution sigma-delta data converters, headphone drivers and low-power wide-bandwidth circuits.



**Seung-Bin You** was born in Kyunggi, Korea, in 1968. He received the B.S., M.S., and Ph.D. degrees in electronic engineering from Korea University, Seoul, Korea, in 1991, 1993, and 2004, respectively.

He has been with Samsung Electronics Co., Ltd., Yongin, Korea, since February 1993. His research interests in the field of analog and mixed analog/digital integrated circuits. His past research includes Nyquist A/D converters, over-sampled sigma-delta data converters, and audio application circuits including audio D/A converters and class-D drivers.



**Jae-Whui Kim** was born in Kyungnam, Korea, in 1955. He received the B.S. degree in electrical engineering from Kwangwoon University, Seoul, Korea, in 1983.

In 1983, he joined Samsung Electronics Co., Ltd., Yongin, Korea, where he is a Vice President and is head of the Mixed Signal Core Team. He was engaged in the research and development of analog and mixed analog/digital ICs for display devices and wireless communications. His research interests are in the field of high-speed CMOS data converters,

high-resolution sigma-delta modulators, low-jitter PLLs, and high-performance I/O and signal interface systems.



**Gabor C. Temes** (SM'66–F'73–LF'98) received his undergraduate degrees from the Technical University of Budapest and Eötvös University, Budapest, Hungary, in 1952 and 1955, respectively. He received the Ph.D. in electrical engineering from the University of Ottawa, Ottawa, Canada, in 1961, and an honorary doctorate from the Technical University of Budapest, Budapest, Hungary, in 1991.

He held academic positions at the Technical University of Budapest, Stanford University, Stanford, CA, and the University of California at Los Angeles (UCLA). He worked in industry at Northern Electric R&D Laboratories (now Bell-Northern Research), Ottawa, Canada, as well as at Ampex Corp. He is now a Professor in the School of Electrical Engineering and Computer Science at Oregon State University (OSU). He served as Department Head at both UCLA and OSU. His recent research has dealt with CMOS analog integrated circuits, as well as data converters. He coedited and coauthored many books, most recently *Understanding Delta-Sigma Data Converters* (R. Schreier and G. C. Temes, IEEE Press/Wiley, 2005). He has also published approximately 300 papers in engineering journals and conference proceedings.

Dr. Temes was an Associate Editor of the *Journal of the Franklin Institute*, Editor of the IEEE TRANSACTIONS ON CIRCUIT THEORY and Vice President of the IEEE Circuits and Systems (CAS) Society. In 1968 and in 1981, he was co-winner of the IEEE CAS Darlington Award, and in 1984 winner of the Centennial Medal of the IEEE. He received the Andrew Chi Prize Award of the IEEE Instrumentation and Measurement Society in 1985, the Education Award of the IEEE CAS Society in 1987, and the Technical Achievement Award of the IEEE CAS Society in 1989. He received the IEEE Graduate Teaching Award in 1998, and the IEEE Millennium Medal as well as the IEEE CAS Golden Jubilee Medal in 2000. He was the 2006 recipient of the IEEE Gustav Robert Kirchhoff Award.



**Un-Ku Moon** (S'92–M'94–SM'99) received the B.S. degree from the University of Washington, Seattle, in 1987, the M.Eng. degree from Cornell University, Ithaca, NY, in 1989, and the Ph.D. degree from the University of Illinois at Urbana-Champaign in 1994, all in electrical engineering.

He has been with the School of Electrical Engineering and Computer Science, Oregon State University, Corvallis, since 1998, where he is currently a Professor. Before joining Oregon State University, he was with Bell Laboratories from 1988 to 1989,

and from 1994 to 1998. His technical contributions have been in the area of analog and mixed-signal circuits including highly linear and tunable continuous-time filters, telecommunication circuits including timing recovery and data converters, and ultra-low-voltage analog circuits for CMOS.

Prof. Moon is a recipient of the National Science Foundation CAREER Award and the Oregon State University's Excellence in Graduate Mentoring Award. He has served as an Associate Editor of the IEEE JOURNAL OF SOLID-STATE CIRCUITS, an Associate Editor of the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: ANALOG AND DIGITAL SIGNAL PROCESSING, and on the Technical Program Committee of the IEEE Custom Integrated Circuits Conference. He currently serves as the Editor-in-Chief of the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, and on the Technical Program Committee of the IEEE VLSI Circuits Symposium and the Analog Signal Processing Technical Committee of the Circuits and Systems Society. He also serves on the IEEE Solid-State Circuits Society (SSCS) Administrative Committee (AdCom) and the IEEE Circuits and Systems Society (CASS) Board of Governors (BoG) as the SSCS representative to CASS.